Creating and sharing knowledge for telecommunications
... António Paiva Lapas de Gusmão

PhD Student

António Gusmão

Academic position: PhD Student
Joining date: 01-02-2019
Roles in IT: PhD Student
Thematic Line: Basic Sciences and Enabling Technologies
Group: Integrated Circuits - Lx

Email: Send Email
Address: IT – Lisboa
Instituto Superior Técnico - Torre Norte - Piso 10
Av. Rovisco Pais, 1
1049 - 001 Lisboa
Tel: +351 21 841 84 54
Fax: +351 21 841 84 72


Scientific Achievements

  • Deep Learning Techniques for End-to-end Deep Nanometer Analog and Radio Frequency Integrated Circuit Design Automation, Instituto Superior Técnico, PhD Student, António Paiva Lapas de Gusmão, Supervisor: R. M. Martins, Co-supervisor: N. Horta, abr-2020 - dez-2025
  • J. Domingues, P. Vaz, A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, Speeding-Up Radio-Frequency Integrated Circuit Sizing with Neural Networks, Springer, Cham, Cham, 2023,
    | BibTex
  • A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, Analog IC Placement Generation via Neural Networks from Unlabeled Data, Springer International Publishing, Lisbon, 2020,
    | BibTex
  • A. Gusmão, R. Dinis, P. Silva, Impact of Antenna Choices on the Mobile Broadband Transmission at mm-wavw Frequencies, Chapter in, Mobile Multimedia Communications, Goodman, Dand Raychaudhuri, D., eds., PLENUM PRESS, 1997
  • A. Gusmão, Alves P. Alves, N. Horta, N. Lourenço, R. M. Martins, Differentiable Constraints’ Encoding for Gradient-Based Analog Integrated Circuit Placement Optimization, Electronics, Vol. 12, No. 1, pp. 110 - 110, December, 2022 | BibTex
  • A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, Scalable and order invariant analog integrated circuit placement with Attention-based Graph-to-Sequence deep models, Expert Systems with Applications, Vol. 207, No. 1, pp. 117954 - 117954, November, 2022 | Full text (PDF 4 MBs) | BibTex
  • A. Gusmão, R. Vieira, N. Horta, N. Lourenço, R. M. Martins, Exploiting a Deep Learning Toolbox for Human-Machine Feedback towards Analog Integrated Circuit Placement Automation, Electronics, Vol. 11, No. 23, pp. 1 - 1, November, 2022,
    | Abstract
    | BibTex
  • A. Gusmão, R. P. Póvoa, N. Horta, N. Lourenço, R. M. Martins, DeepPlacer: A custom integrated OpAmp placement tool using deep models, Applied Soft Computing Journal, Vol. 115, No. 1, pp. 108188 - 108188, January, 2022,
    | Abstract
    | BibTex
  • R. M. Martins, A. Gusmão, R. Vieira, F. Passos, N. Lourenço, N. Horta, PONDEROUS: A Performance-driven Analog IC Placement Optimizer Leveraged by a ML Pipeline, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Volos, Greece, Vol., pp. -, July, 2024,
    | Abstract
    | BibTex
  • A. Amaral, A. Gusmão, R. Vieira, R. M. Martins, N. Horta, N. Lourenço, An ANN-Based Approach to the Modeling and Simulation of Analog Circuits, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD SMACD, Funchal, Portugal, Vol., pp. -, July, 2023,
    | Abstract
    | BibTex
  • J. Domingues, A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, Accelerating Voltage-Controlled Oscillator Sizing Optimizations with ANN-based Convergence Classifiers and Frequency Guess Predictors, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Sardinia, Italy, Vol., pp. -, June, 2022,
    | Abstract
    | Full text (PDF 784 KBs) | BibTex
  • Alves P. Alves, A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, ANN-based Analog IC Floorplan Recommender with a Broader Topological Constraints Coverage, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Sardinia, Italy, Vol., pp. -, June, 2022,
    | Abstract
    | Full text (PDF 898 KBs) | BibTex
  • A. Gusmão, N. Horta, N. Lourenço, R. M. Martins, Late Breaking Results: Attention in Graph2Seq Neural Networks towards Push-Button Analog IC Placement, ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, United States, December, 2021,
    | Abstract
    | BibTex
  • R. M. Martins, A. Gusmão, A. Canelas, F. Passos, N. Lourenço, N. Horta, An Essay on the Next Generation of Performance-driven Analog/RF IC EDA Tools: The Role of Simulation-based Layout Optimization, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Erfurt, Germany, July, 2021,
    | Abstract
    | BibTex
  • A. Gusmão, A. Canelas, N. Horta, N. Lourenço, R. M. Martins, A Deep Learning Toolbox for Analog Integrated Circuit Placement, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Conference online, July, 2021,
    | Abstract
    | BibTex
  • A. Gusmão, N. Lourenço, R. M. Martins, N. Horta, Bringing Structure into Analog IC Placement with Relational Graph Convolutional Networks, IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design - SMACD, Conference online, July, 2021,
    | Abstract
    | BibTex
  • A. Gusmão, N. Lourenço, R. M. Martins, N. Horta, F. Passos, R. P. Póvoa, Semi-Supervised Artificial Neural Networks towards Analog IC Placement Recommender, IEEE International Symposium on Circuits and Systems ISCAS, Sevilla, Spain, October, 2020,
    | Abstract
    | BibTex

Currently running projects1

Acronym Name Funding Agency Start date Ending date
ACTON Accelerating the Future 5G/6G Deployments with Millimeter Wave Integrated Circuit Interfaces Generated by Deep Computer Vision FCT 01-02-2024 31-07-2026