Creating and sharing knowledge for telecommunications

A First Performance Analysis of the Admission Control in the HaRTES Ethernet Switch

Álvarez , I. Álvarez ; Knezic, M. ; Almeida, L. ; Proenza, J. Proenza

A First Performance Analysis of the Admission Control in the HaRTES Ethernet Switch, Proc IEEE International Conference on Emerging Technologies and Factory Automation IEEE ETFA, Berlim, Germany, Vol. ., pp. . - ., September, 2016.

Digital Object Identifier:

Download Full text PDF ( 282 KBs)

Abstract
There is a growing interest in developing embedded systems capable of being deployed in dynamic environments that may change in unpredictable manners. When such systems are Distributed Embedded Systems (DESs) they must exhibit flexibility at all levels of their architecture, including the network. On the other hand, there is a clear trend in industry towards using Ethernet-based protocols at the network level of DESs.
Nevertheless, Ethernet lacks appropriate support for real-time (RT) communications, mixing different RT traffic and on-line management of the Quality of Service (QoS). Several implementations of the Flexible Time-Tiggered (FTT) protocol over Ethernet were proposed to cope with these drawbacks. FTT is a master/multi-slave protocol that is able to simultaneously convey real and non-real-time traffic and provides mechanisms for dynamically changing the QoS of the network, including Admission Control (AC). The AC is a fundamental component for on-line network management, since it guarantees that each participant gets the required QoS. This paper presents the implementation in OMNeT++ of a simulation model of the AC in the FTT HaRTES switch as well as a preliminary performance study using that model.