Creating and sharing knowledge for telecommunications

DEFENDED PHD THESIS

Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects

Nuno Calado Correia Lourenço
Supervisors: Nuno Cavaco Gomes Horta
University: Instituto Superior Técnico
Defense date: 12 / 2014
Keywords: